Generalized Delay Optimization of Resistive Interconnections

نویسنده

  • Kumar Venkat
چکیده

Abshrrct: Resistance of VLSI interconnections has become significant due to large die sizes and sub-mkm geometries in high performance designs. Previous studies have proposed optimal repeater schemes wing slmple buffers for delay optimization of the interconnection. This paper proposes a more general approach that handles arbitrary logic gates as well as buffers. The methodology is based on an extension of the concept of logical effort. The optimization yields proper spacing of the given logk gates, additional repeaters (buffers) required for a given RC line, and sizing of all the gates This approach is applicable to many deslgn situations where existing logic gates must be considered in the overall repeater scheme.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Delay and noise estimation of CMOS logic gates driving coupled resistive-capacitive interconnections

The e!ect of interconnect coupling capacitance on the transient characteristics of a CMOS logic gate strongly depends upon the signal activity. A transient analysis of CMOS logic gates driving two and three coupled resistive}capacitive interconnect lines is presented in this paper for di!erent signal combinations. Analytical expressions characterizing the output voltage and the propagation dela...

متن کامل

A Novel Resistive Capacitive Feedback Trans-impedance Amplifier Optimization Using IPSO Algorithm

A novel low noise trans-impedance amplifier is proposed using low cost 0.18 µm CMOS technology. A resistive-capacitive feedback is used to extend the bandwidth of the amplifier. As the structure is inductor less, it is suitable for low cost integrated optical interconnects. In this paper Improved Particle Swarm Optimization have applied to determine optimal trans-resistance and noise of propose...

متن کامل

Comparison of fully three-dimensional optical, normally conducting, and superconducting interconnections.

Several approaches to three-dimensional integration of conventional electronic circuits have been pursued recently. To determine whether the advantages of optical interconnections are negated by these advances, we compare the limitations of fully three-dimensional systems interconnected with optical, normally conducting, repeatered normally conducting, and superconducting interconnections by sh...

متن کامل

When are Transmission-Line Effects Important for On-Chip Interconnections? - Microwave Theory and Techniques, IEEE Transactions on

Short, medium, and long on-chip interconnections having linewidths of 0.45–52 m are analyzed in a five-metallayer structure. We study capacitive coupling for short lines, inductive coupling for medium-length lines, inductance and resistance of the current return path in the power buses, and line resistive losses for the global wiring. Design guidelines and technology changes are proposed to ach...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004